提问求助求助

在加了管脚约束之后进行布局布线，然后报了这样的错误，E: Place-0084: GLOBAL_CLOCK: the driver key_mode_ibuf/opit_1 fixed at IOLHR_16_1296 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.请问是为什么